Visual 6502

The Python gate-level sim runs about 55 half-clock steps per second, meaning the 6502 clock is going about 27 Hz. The JavaScript sim is only a few hertz, limited by drawing the chip parts. We hope to create several flavors of simulation, including C++ and CUDA, and to re-process, reduce, or otherwise re-compile our chip model into faster logical blocks.

Related Posts